By Topic

Power optimization of digital IP macrocells for embedded control systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Saponara, S. ; Dept. of Inf. Eng., Pisa Univ., Italy ; Fanucci, L. ; Morello, A.J.

This paper addresses the problem of power optimization of intellectual property (IP) digital macrocells in embedded control systems. With reference to the case study of an 8051-compliant microcontroller, first the IP cell is analyzed to highlight the main building blocks contributing to power consumption; then register transfer level (RTL) techniques such as state encoding, clock gating and operand isolation are applied to reduce dynamic power consumption. As final result, when implementing the original and the modified IP in submicron CMOS standard-cells technology, a considerable decrease of power consumption, up to 40%, is achieved at the expenses of limited area and timing overheads. Our custom clock gating is also compared to the automatic clock gating insertion performed by commercial CAD tools, proving its higher power optimization efficiency. The proposed approach preserves the IP high-reusability and technology independence, as it only consists of modifications to the VHDL source code. Being technology and CAD independent, these architecture-level optimizations can be combined with other low-power techniques proposed in literature at different design levels.

Published in:

Industrial Technology, 2004. IEEE ICIT '04. 2004 IEEE International Conference on  (Volume:3 )

Date of Conference:

8-10 Dec. 2004