By Topic

A compact model of MOSFET mismatch for circuit design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Galup-Montoro, C. ; Electr. Eng. Dept., Fed. Univ. of Santa Catarina, Florianopolis, Brazil ; Schneider, M.C. ; Klimach, H. ; Arnaud, A.

This paper presents a compact model for MOS transistor mismatch. The mismatch model uses the carrier number fluctuation theory to account for the effects of local doping fluctuations along with an accurate and compact dc MOSFET model. The resulting matching model is valid for any operation condition, from weak to strong inversion, from the linear to the saturation region, and allows the assessment of mismatch from process and geometric parameters. Experimental results from a set of transistors integrated on a 0.35 μm technology confirm the accuracy of our mismatch model under various bias conditions.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:40 ,  Issue: 8 )