By Topic

A new self-aligned transistor structure for high-speed and low-power bipolar LSI's

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
N. Oh-uchi ; Sony Corporation, Atsugi, Japan ; A. Kayanuma ; K. Asano ; H. Hayashi
more authors

A new self-aligned transistor structure suitable for high-speed and low-power bipolar LSI's has been developed. The transistor, which has one or submicron emitter geometry, a non-LOCOS oxide isolation and a polysilicon base contact, is fabricated by selective growth of poly- and single-crystalline silicon and by subsequent self-aligned process. The fully self-aligned transistor structure results in substantial reduction of parasitic capacitances and resistances without fine lithography. The self-aligned transistors were evaluated using 39-stage LCML ring-oscillators designed with 2.5 micron design rules. Typical per-stage delays were 190 ps at 0.22 mW/gate and 83 ps at 1.0 mW/gate.

Published in:

Electron Devices Meeting, 1983 International  (Volume:29 )

Date of Conference: