By Topic

A 3.3V CMOS 10.7MHz 6th-order bandpass Σ Δ modulator with 78dB dynamic range

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Tonietto, D. ; STMicroelectronics, Cornaredo, Italy ; Cusinato, P. ; Stefani, F. ; Baschirotto, A.

A 3.3 V bandpass ΣΔ modulator for IF sampling at 10.7MHz to be used in radio application has been developed. The modulator presents a 6th-order single-loop architecture and features a 78dB DR with a 200kHz signal bandwidth (FM signal), while for a 9kHz signal bandwidth (AM signal) the DR raises to 93dB. The modulator has been implemented in a standard 0.35µm CMOS technology using SC technique and consumes 80mW from a single 3.3V supply.

Published in:

Solid-State Circuits Conference, 1999. ESSCIRC '99. Proceedings of the 25th European

Date of Conference:

21-23 Sept. 1999