By Topic

A -90dBc@10kHz phase noise fractional-N frequency synthesizer with accurate loop bandwidth control circuit

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Morie, T. ; Corporate Dev. Div., Matsushita Electr. Ind. Co., Ltd, Osaka, Japan ; Dosho, S. ; Okamoto, K. ; Yamada, Y.
more authors

This paper describes a -90dBc@10kHz phase noise fractional-N frequency synthesizer of 110-180MHz output with accurate loop bandwidth control. Stable phase noise is achieved by controlling the bandwidth correctly, even if the PLL uses a noisy but small ring oscillator. Digital controller adjusts VCO gain and time constant of the loop filter. Analog controller compensates temperature variance. Test chip fabricated on 0.13μm CMOS process shows stable and good phase noise performance against process and environmental variations.

Published in:

VLSI Circuits, 2005. Digest of Technical Papers. 2005 Symposium on

Date of Conference:

16-18 June 2005