Cart (Loading....) | Create Account
Close category search window
 

Combining error masking and error detection plus recovery to combat soft errors in static CMOS circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Krishnamohan, S. ; Dept. of Electr. & Comput. Eng., Michigan State Univ., East Lansing, MI, USA ; Mahapatra, N.R.

Soft errors are changes in logic state of a circuit/system resulting from the latching of single-event transients (transient voltage fluctuations at a logic node or SETs) caused by high-energy particle strikes or electrical noise. Due to technology scaling and reduced supply voltages, they are expected to increase by several orders of magnitude in logic circuits. In this work, we present a very efficient and systematic approach to cope with soft errors in combinational and sequential logic circuits. The features and merits of our approach are: (1) use of error masking in non-critical paths along with error detection and recovery in critical paths, which substantially lowers overhead for error correction; (2) average 93% soft-error rate (SER) reduction as SETs of width approximately half the clock period time can be tolerated; (3) area and power overheads can be traded-off with SER reduction based on application requirements. We also present two additional techniques to more aggressively utilize slack in circuits and further improve SER reduction by: (1) exploiting circuit delay dependence on input vectors and (2) redistributing slack in pipelined circuits.

Published in:

Dependable Systems and Networks, 2005. DSN 2005. Proceedings. International Conference on

Date of Conference:

28 June-1 July 2005

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.