By Topic

A 32×24-bit multiplier-accumulator with advanced rectangular styled Wallace-tree structure

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Itoh, N. ; Renesas Technol. Corp., LSI Technol. Unit, Hyogo, Japan ; Tsukamoto, Y. ; Shibagaki, T. ; Nii, K.
more authors

We introduce the advanced rectangular styled Wallace-tree construction method. This method realizes a compact layout and high-speed operation of multiplier. A 32×24-bit multiplier-accumulator was constructed using this new method. 540 um×840 um area size and 300 MHz clock speed were achieved using 0.15 um CMOS logic process technology with flash memory.

Published in:

Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on

Date of Conference:

23-26 May 2005