Skip to Main Content
We introduce the advanced rectangular styled Wallace-tree construction method. This method realizes a compact layout and high-speed operation of multiplier. A 32×24-bit multiplier-accumulator was constructed using this new method. 540 um×840 um area size and 300 MHz clock speed were achieved using 0.15 um CMOS logic process technology with flash memory.
Date of Conference: 23-26 May 2005