By Topic

System on chip FPGA design of an FM demodulator using a Kalman band-pass sigma-delta architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Charoensak, C. ; Sch. of Electr. & Electron. Eng., Nanyang Technol. Univ., Singapore, Singapore ; Abeysekera, S.S.

An efficient architecture for a Kalman band-pass sigma-delta (Σ-Δ) demodulator used in the application of FM demodulation is presented. The IF stage of the circuit separates the in-phase and quadrature (I and Q) signals using a single circuit path, thus eliminating I-Q differences due to component mismatch. The separated I-Q signals are then filtered using an efficient recursive Kalman band-pass filter. The completed FM demodulator system is designed and implemented in hardware using FPGA (field programmable gate array). The flexible and programmable system on chip FM demodulator is described. The synthesis results of the FPGA design are reported.

Published in:

Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on

Date of Conference:

23-26 May 2005