By Topic

Influence of via-connections on electrical performance of vertically-spaced RF passives

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
M. Bartek ; Delft Univ. of Technol., Netherlands ; S. M. Sinaga ; J. N. Burghartz

Electrical performance of via-connected rectangular spiral inductors integrated on a low-loss spacer substrate and thus vertically-spaced above a lossy silicon substrate is analyzed using 3D electromagnetic simulation tool Ansoft HFSS with a goal to identify the optimum via-interconnect scheme. The results show that vertically spaced spiral inductors with a properly designed via-interconnect scheme is a viable option to achieve high-quality passives and to minimize chip area of silicon RF ICs. Improperly designed electrical via interconnect can severely degrade electrical performance of spiral inductors due to the in-via induced eddy currents and/or parasitic capacitances. Smaller via diameters and their larger separations are preferable to minimize parasitic capacitances. The optimum via length (i.e. spacer substrate thickness) is in the range of 100-200 μm, when the influences of a lossy silicon substrate and via capacitances are minimized.

Published in:

Proceedings Electronic Components and Technology, 2005. ECTC '05.

Date of Conference:

31 May-3 June 2005