By Topic

Preparation of thin strained Si film by low temperature Ge ion implantation and high temperature annealing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Qinghua Xiao ; Nat. Eng. Res. Center for Semicond. Mater., Gen. Res. Inst. for Non-ferrous Metals, Beijing, China ; Hailing Tu

An approach combining 74Ge+ ion implantation with a high dose of 7×1016/cm2 at 77 K with subsequent annealing at 1100°C for 2 hours has been used to prepare thin strained Si films on Si substrates. It is demonstrated by RBS analysis that Ge ions partly enter into the Si host lattice sites, which leads to the formation of a buried SiGe alloy layer, and Ge profile broadening during annealing is availably restricted by low temperature implantation. TEM observation reveals that the formation of surface defects above the SiGe alloy layer, which occur during annealing below 800°C, is effectively inhibited by annealing directly at a temperature as high as 1100°C and some dislocation loops form only under the buried SiGe alloy layers. The existence of tensile stress of about 1.4×109 N/m2 in the top silicon is verified by Raman measurements.

Published in:

Solid-State and Integrated Circuits Technology, 2004. Proceedings. 7th International Conference on  (Volume:3 )

Date of Conference:

18-21 Oct. 2004