By Topic

Ge concentration profiles and defect characterization in high Ge content Si/SiGe heterostructure

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Jinggang Lu ; Dept. of Mater. Sci. & Eng., North Carolina State Univ., Raleigh, NC, USA ; Wenjun Zhao ; G. A. Rozgonyi ; Zhenxian Liu
more authors

Defect reduction in high Ge content Si/SiGe heterostructures is a critically important issue for the successful application of strained Si ULSI technology, considering that a high Ge content is needed for larger and more symmetric enhancements of electron and hole mobilities, and the fact that the defect density usually increases with increasing Ge content. In this paper, two wafers with 30 and 41% target Ge contents, respectively, were characterized by Raman microspectroscopy performed on beveled surfaces, cross-sectional TEM, and preferential etching/Nomarski optical microscopy. It was found that the 41% wafer is continuously graded and the 30% wafer is stepwise graded. This was further confirmed by TEM. Preferential etching shows that the density of threading dislocations in the 30% Ge wafer is approximately 1 to 2×105 cm-2, which is about one order lower than that in the 41% Ge sample. Thus, the stepwise grading structure appears to have a positive impact on threading dislocation reduction. Finally, in addition to a cross-grid misfit array of dislocations, truncated line structures were observed in the 30% Ge sample.

Published in:

Solid-State and Integrated Circuits Technology, 2004. Proceedings. 7th International Conference on  (Volume:3 )

Date of Conference:

18-21 Oct. 2004