By Topic

A proposed strategy for testing and verification of complex chip [uses EM signatures]

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
H. J. Kadim ; Sch. of Eng., Liverpool John Moores Univ., UK

Manufacturers are under pressure to reduce costs. The design reuse concept, which makes use of predesigned components, is an attempt to reduce the cost of the superchip or the so-called system-on-a-chip (SoC). However, the production of such a complex chip may enhance performance, speed, and reliability, but also incurs a cost burden. It has been anticipated that the cost of testing an SoC may exceed the cost of fabricating the chip, and hence new approaches are needed to deal with the ever-increasing cost of testing. The strategy proposed here is an attempt to reduce such cost by focusing the attention on adopting a virtual test and spreading the cost throughout the manufacturing process.

Published in:

Solid-State and Integrated Circuits Technology, 2004. Proceedings. 7th International Conference on  (Volume:3 )

Date of Conference:

18-21 Oct. 2004