By Topic

Mapping concurrent applications to a NoC

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Tang Lei ; Datang Microelectron. Technol. Co., LTD, Beijing, China ; Peng Hong ; Yang Yanhui

Network on chip (NoC) is a new paradigm for designing IP core based systems on chip, which supports high degree of reusability and is scalable and re-configurable. In this paper, an efficient two-step genetic algorithm based design tool is described to map multimedia applications, which are abstracted by a parameterized multi-task-graph, onto a NoC architecture. In order to provide sufficient testing data, we developed an input data generation tool, which can generate a NoC backbone and random multi-task-graph test patterns. Experiments show that the two-step genetic algorithm tool can usually give reasonable design results within half a minute on a PC platform. The input data generation tool can also be used as a random task graph generation tool for general purposes.

Published in:

Solid-State and Integrated Circuits Technology, 2004. Proceedings. 7th International Conference on  (Volume:3 )

Date of Conference:

18-21 Oct. 2004