By Topic

VLSI implementation of full pixel motion estimation processor for MPEG-4 AS profile

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Wei-Feng He ; Microelectron. Center, Harbin Inst. of Technol., China ; Zhi-Gang Mao ; Zhi-Qiang Gao ; Yi-Zheng Ye

Efficient 1D and 2D mixed motion estimation array architectures for MPEG-4 AS profile video encoding are presented in this paper. To reduce the utilization of the global bus to the external memory and to improve the computation efficiency of the array, a novel local memory scheme and an improved 2D systolic array architecture for 16×16 macroblock motion estimation are proposed. For 8×8 block motion estimation, a 1D broadcast array architecture is also presented. The motion estimation processor is implemented using TSMC 0.25 μm 1-poly 5-metal CMOS technology, which occupies a silicon area of 3.19×3.19mm2. Experimental results show that it is able to estimate texture motion vectors of MPEG-4 AS profile in ITU-R601 format (720×576 at 25 Hz/PAL) in real-time at around 93.7 MHz.

Published in:

Solid-State and Integrated Circuits Technology, 2004. Proceedings. 7th International Conference on  (Volume:3 )

Date of Conference:

18-21 Oct. 2004