By Topic

TFT-LCD application specific low power SRAM using charge-recycling technique

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Kee-Jong Kim ; Sch. of ECE, Purdue Univ., West Lafayette, IN, USA ; Kim, C.H. ; Roy, K.

We propose a novel low power charge-recycling SRAM (CR-SRAM) for portable TFT-LCD applications. In portable TFT-LCD applications, low power considerations are becoming more important for longer battery lifetime. To reduce the power consumption in SRAMs, the source-line, connected to the source terminals of the driver MOSFETs, is controlled, so that it is zero in the active mode and has a positive bias voltage in the stand-by mode. However, the overhead power consumed during the control of source-line voltage is considerable due to the large capacitive load on the source-line. Applying a charge-recycling technique to the source-line allows reduction of the power dissipation of the source-biased SRAM. Moreover, by exploiting the sequential access pattern of the TFT-LCD memory, the proposed CR-SRAM can efficiently reduce the power dissipation of the control circuit for charge recycling. The proposed CR-SRAM is implemented in a 0.18 μm technology and shows 68% and 14% power reduction compared to conventional SRAM (CON-SRAM) and source-biased SRAM (SB-SRAM), respectively. We also evaluate the power consumptions under various temperatures and row driver clock frequencies. Experimental results show that the percentage of power savings due to charge recycling increases with the higher frequency and achieved a maximum of 25% at 250 MHz.

Published in:

Quality of Electronic Design, 2005. ISQED 2005. Sixth International Symposium on

Date of Conference:

21-23 March 2005