By Topic

Using the oscillation test method to test for delay faults in embedded cores

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Vermaak, H.J. ; MESA Res. Inst., Twente Univ., Enschede, Netherlands ; Kerkhoff, H.G.

Continual advances In the manufacturing processes of integrated circuits provide designers the ability to create more complex and denser architectures and increased functionality on a single chip. The increased usage of embedded cores necessitates a core-based test strategy in which cores are also tested separately. The IEEE P1500 proposed standard for embedded core test (SECT) is a standard under development which aim is to improve the testing of core-based system chips. This paper deals with the enhancement of the test wrapper and wrapper cells to provide a structure to be able to test embedded cores for delay faults. This approach allows delay fault testing of cores by using the digital oscillation test method and the help of the enhanced elements while staying compliant to the PI500 standard.

Published in:

AFRICON, 2004. 7th AFRICON Conference in Africa  (Volume:2 )

Date of Conference:

15-17 Sept. 2004