Cart (Loading....) | Create Account
Close category search window
 

Hardware/software co-simulation environment for CSoC with soft processors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Mateos, R. ; Dept. of Electron., Alcala Univ., Madrid, Spain ; Lazaro, J.L. ; Espinosa, F.

Co-simulation is one of the most efficient verification techniques for embedded systems. For the case of FPGAs there are no available tools for CSoCs using soft processors. Only in the case of hard processors the same tools, originally developed for ASIC designs, can be used. This work presents an efficient and modular co-simulation framework for soft processors. Increased efficiency is obtained using a compiled instruction set simulator. Additional co-simulation speed improvement is achieved by tightly coupling the framework to the development environment.

Published in:

Field-Programmable Technology, 2004. Proceedings. 2004 IEEE International Conference on

Date of Conference:

6-8 Dec. 2004

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.