By Topic

FPGA implementation of a phased array DBF using polyphase filters

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
T. Salim ; Dept. of Electron. Eng., La Trobe Univ., Bundoora, Vic., Australia ; J. Devlin ; J. Whittington

Efficient digital phased array beams require a high resolution timing vector. The timing coefficients cause speed bottleneck in FPGA implementation of such systems in the HF frequency range. We present polyphase structures to overcome the speed limitation for an ionospheric radar. The radar requires a constant phasing vector to steer the beam over a specified region of the ionosphere. Sixteen digital beams are derived from the vector with beam resolution of approximately three degrees. The phasing weights can be employed either in the time domain or in the frequency domain. Comparison of phase delay and time delay methods is presented for broadband frequencies of the radar. Performance of the proposed DBF system is discussed using clock efficiency and beam resolution.

Published in:

Field-Programmable Technology, 2004. Proceedings. 2004 IEEE International Conference on

Date of Conference:

6-8 Dec. 2004