By Topic

Retiming and clock scheduling to minimize simultaneous switching

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Mukherjee, A. ; Dept. of Electr. & Comput. Eng., North Carolina Univ., Charlotte, NC, USA

Today's densely packed deep sub micron (DSM) circuits operate at high frequencies, and draw large amounts of instantaneous currents. The simultaneous switching noise thus induced in the power and ground networks, reduces the circuit noise margins. This work presents a method to minimize the maximum simultaneous switching currents in sequential circuits by the seamless integration of the well known techniques of retiming and clock scheduling. We adopt a gradual relaxation based approach to find an efficient solution to our formulation. Experiments with MCNC benchmark circuits in the 0.18 micron technology show that, on average, our method reduces the maximum simultaneous switching current by 18% compared to unoptimized circuits designed using commercial tools. This improvement was obtained with no decrease in operating frequencies. With a reduction of 17% in power dissipation, on average, our method seems encouraging.

Published in:

SOC Conference, 2004. Proceedings. IEEE International

Date of Conference:

12-15 Sept. 2004