By Topic

Design of a programmable cryptoprocessor for multiple cryptosystems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Jeemyong Lee ; Sch. of Electron. Eng., Soongsil Univ., Seoul, South Korea ; Wooseok Kwon ; Sanghun Lee ; Chanho Lee

We propose a programmable architecture for cryptography coprocessors with a 32 bit I/O interface. The coprocessor consists of a programmable finite field arithmetic unit, an I/O unit, a register file, and a programmable control unit. The cryptosystem is determined and configured by the micro-codes in memory of the control unit. The coprocessor has a modular structure so that the arithmetic unit can be replaced if a substitute has an appropriate I/O ports. It can be used in many cryptosystems using corresponding microcodes.

Published in:

SOC Conference, 2004. Proceedings. IEEE International

Date of Conference:

12-15 Sept. 2004