By Topic

Reuse issues in SoC verification platform

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Rui Wang ; Inst. of VLSI Design, Hefei Univ. of Technol., China ; Wenfa Zhan ; Guisheng Jiang ; Minglun Gao
more authors

As the VLSI design scale shrinks, traditional verification methods cannot satisfy the SoC verification request, because they do not provide the enough ability to check the function correctness and cannot ensure the product quality. Verification has become the bottleneck of integrated circuit design. A method of bus-based verification platform is presented and the reusability is improved greatly. Issues such as verification platform design, simulation pattern strategies and reuse, as well as IP standalone and SoC verification platforms are discussed. An analysis of the verification platform is performed from the perspective of the reuse across the design cycle, focusing on the IP standalone and the SoC verification platforms.

Published in:

Computer Supported Cooperative Work in Design, 2004. Proceedings. The 8th International Conference on  (Volume:2 )

Date of Conference:

26-28 May 2004