By Topic

Accurate subcircuit model of an on-chip inductor with a new substrate network

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
M. Fujishima ; Sch. of Frontier Sci., Univ. of Tokyo, Chiba, Japan ; Jun Kino

The accurate modeling of an on-chip inductor is required to achieve high speed, low power, and low noise in radio-frequency integrated circuits. However, the conventional inductor model has a measurable discrepancy in practice since the current flowing in a substrate is not correctly considered. In this paper, an accurate subcircuit model is proposed for an on-chip inductor with a new substrate network to consider losses generated in both vertical and horizontal directions. The proposed model gives an intelligent explanation of the reduction in equivalent resistance between terminals with increasing frequency. The simulation results show good agreement with the measurement over self-resonance frequency using the proposed inductor model.

Published in:

VLSI Circuits, 2004. Digest of Technical Papers. 2004 Symposium on

Date of Conference:

17-19 June 2004