SRAM design on 65nm CMOS technology with integrated leakage reduction scheme | IEEE Conference Publication | IEEE Xplore