By Topic

A transregional CMOS SRAM with single, logic VDD and dynamic power rails

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)

New circuit techniques are reported that enable a single VDD SRAM to operate at logic compatible voltages with a cell read current and cell static noise margin (SNM) typically seen with higher/dual VDD SRAMs. Implemented in a 65nm CMOS SOI process with no alterations to the CMOS process or to a conventional, single VT SRAM cell, the voltage across power rails of the selected SRAM cells self-biases to permit a higher-than-VDD voltage during WL active periods and a lower than 2VT voltage at all other times. Bootstrapping the cell row power supply and regulating the cell subarray virtual ground voltage enables the above 'Transregional' SRAM operation resulting in near-subthreshold data storage and superthreshold access, lowering total leakage by over 10× and improving IREAD and SNM by 7% and 18% respectively with a total area overhead of less than 13%.

Published in:

VLSI Circuits, 2004. Digest of Technical Papers. 2004 Symposium on

Date of Conference:

17-19 June 2004