Referenced Items are not available for this document.
A 40-Gb/s decision circuit is reported which operates from a 2.5-V supply. It includes a flip-flop, a broadband transimpeclance preamplifier, a tuned 40-GHz clock buffer, and a 50-Ω output driver. The flipflop features a novel BiCMOS CML logic topology, which allows for lower supply voltages as compared with pure bipolar implementations without compromising speed. A mm-wave transformer is used to perform single-ended-to-differential conversion along the 40 GHz clock path.
Published in:
VLSI Circuits, 2004. Digest of Technical Papers. 2004 Symposium on
Date of Conference: 17-19 June 2004
- Page(s):
- 206 - 209
- Print ISBN:
- 0-7803-8287-0
- INSPEC Accession Number:
- 8058327
- Digital Object Identifier :
- 10.1109/VLSIC.2004.1346560
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
