By Topic

A 64-state 2GHz 500Mbps 40mW Viterbi accelerator in 90nm CMOS

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
M. Anders ; Circuit Res. Lab., Intel Corp., Hillsboro, OR, USA ; S. Mathew ; R. Krishnamurthy ; S. Borkar

A 64-state Viterbi accelerator fabricated in 1.2V, 90nm dual-Vt CMOS technology is described for 2GHz operation and fastest reported 500Mbps data rate (1 Gbps decode for 1/2 rate codes). Novel radix-4 add-compare-select circuits and low-energy traceback register file techniques enable 40mW total power at 1.2V, 2GHz, and scalability to 5mW at 0.7V, 216MHz (for 802.11 a wireless baseband).

Published in:

VLSI Circuits, 2004. Digest of Technical Papers. 2004 Symposium on

Date of Conference:

17-19 June 2004