Skip to Main Content
A wide bandwidth Continuous-Time ΣΔ lowpass ADC with a 4-bit internal quantizer is presented. The converter is implemented in a pure digital 0.13 μm CMOS. It achieves 76dB Dynamic Range over 12MHz signal bandwidth tolerating up to 20ps RMS clock jitter. Operated at 400MHz the power consumption is 70mW from a 1.5V supply. The ADC has been designed to be tolerant to excess-loop delay and clock jitter. The 4th-order loop-filter is based on OpAmp-RC structure.
Date of Conference: 17-19 June 2004