By Topic

The improved lifting scheme and novel reconfigurable VLSI architecture for the 5/3 and 9/7 wavelet filters

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Chengyi Xiong ; Key Lab. of Educ. Minist. for Image Process. & Intelligent Control, Huazhong Univ. of Sci. & Technol., Wuhan, China ; Sheng Zheng ; Jinwen Tian ; Liu, Jian
more authors

A novel VLSI architecture based on an improved lifting algorithm, which can be reconfigurable for 5/3 and 9/7 wavelet transforms, is proposed. The improved lifting algorithm, exploiting the parallelism of multiplication and addition operations based on the conventional lifting scheme, efficiently reduces the critical path delay. Systolic and the embedded pipeline techniques are adopted to optimize the design of the architecture, which significantly reduces the hardware complexity and power consumption of the design. Moreover, the proposed architecture works in a serial input fashion, with the result that the accessed memory needs only a single read port and a single write port, and can be easily extended to the implementation of a line-based architecture for 2D DWT.

Published in:

Communications, Circuits and Systems, 2004. ICCCAS 2004. 2004 International Conference on  (Volume:2 )

Date of Conference:

27-29 June 2004