Skip to Main Content
The topological backtracking deductive-parallel fault simulation method (TBDP) is offered. It lies in backtracking of defects on topology of the circuit. It is oriented on gate-level description of the circuits. According to it the set of reconvergent fan-outs and tree-like structures is being defined on the description of the device.