By Topic

A simple micro-threaded data-driven processor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Bindal, A. ; San Jose State Univ., CA, USA ; Brugada, S. ; Ha, T. ; Sana, W.
more authors

The architecture of a simple and network-able data-driven processor is demonstrated. The processor uses computational data-flow graphs as its programming model, in which functional processing nodes exhibit data dependencies among each other to execute instructions. The nature of the program execution method differs from a conventional processor, which uses a program counter to sequence instructions. The processor is also micro-threaded, in which a single processor can support many nodes, and selects the node to be processed on a cycle-by-cycle basis depending on the availability of data for the node. This data-driven processor consists of a dual-port memory that stores instructions and data, an ALU, and a controller. The flexible architecture allows processors to be grouped in the form of clusters dedicated for certain mathematical functions. Furthermore, clusters can be networked with other clusters for multi-tasking operations. All processors are identical in architecture except for their ALU, which is "tuned" for better performance at different tasks during a networked operation.

Published in:

Digital System Design, 2004. DSD 2004. Euromicro Symposium on

Date of Conference:

31 Aug.-3 Sept. 2004