By Topic

Evaluation of delay variation in asynchronous circuits based on the scalable-delay-insensitive model

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
M. Imai ; Res. Center for Adv. Sci. & Technol., Tokyo Univ., Japan ; M. Ozcan ; T. Nanya

Delay model has a great impact on asynchronous circuits. The scalable-delay-insensitive (SDI) model is based on the variation factor K that represents the degree of variation in an approximately scalable delay distribution. If the scaling variation is expected to be large, larger K value is used in the SDI model based synthesis and layout. K value is decided by the technology and the operating environment. We show some evaluation results for the scaling ratio of circuit components and scaling variation between any two components in the circuit using SPICE simulation. Then we present how to decide K value and show some evaluation results of the variation factor K for different technologies. Finally, as a case study we show how to design a delay line for the SDI model based bundled-data circuits.

Published in:

Asynchronous Circuits and Systems, 2004. Proceedings. 10th International Symposium on

Date of Conference:

19-23 April 2004