By Topic

Room temperature deposition of silicon by arrayed DC microplasmas

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
C. G. Wilson ; Dept. of Electr. Eng. & Comput. Sci., Michigan Univ., Ann Arbor, MI, USA ; Y. B. Gianchandani

This paper reports room temperature deposition of silicon in spatially localized areas of a micro-chip through plasma-enhanced chemical vapor deposition (PECVD) using micro-plasmas. DC microplasmas are generated on a patterned Ti arrayed electrode structure employing multiple cathodes and a single anode. At the operating pressures used, the plasma glow is confined to the region directly over the powered cathodes only. Powering these microplasmas in a silane ambient allows selected deposition of silicon to only the energized cathodes. Silicon is deposited at 6.7-15.9 nm/min. corresponding to microplasma cathode power densities of 3.65-9.35 W/cm2, with the substrate heated to 300°C. At room temperature deposition rates up to 7.5 nm/min. are realized. A new plasma coupling technique for creating controlled variations in a sub-array of unbiased electrodes is also described.

Published in:

Micro Electro Mechanical Systems, 2004. 17th IEEE International Conference on. (MEMS)

Date of Conference:

2004