By Topic

Tuning of electric artworks of printed circuit boards to reduce warpage

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
2 Author(s)
Hutapea, Parsaoran ; Dept. of Mech. Eng. & Mech., Lehigh Univ., Bethlehem, PA, USA ; Grenestedt, J.L.

The paper deals with a tuning method to reduce warpage of Printed Circuit Boards (PCBs). There are three main processes involved in this method: calculating effective properties of PCBs with simple regular electric artworks, using three-dimensional (3D) Finite Element (FE) modeling; fitting simplified expressions to the results from these analyses; and developing two-dimensional (2D) FE models of a whole PCB, with arbitrarily complicated artwork, using the simplified expressions. These three processes were used to estimate the warpage of a production PCB. Iterative searches, or optimization, were used to change trace width, spacing, etc. in order to reduce the warpage. It was demonstrated that by slightly varying trace widths and spacings in the PCB, warpage could be reduced approximately by a factor of five.

Published in:

Advanced Packaging Materials: Processes, Properties and Interfaces, 2004. Proceedings. 9th International Symposium on

Date of Conference:

2004