Referenced Items are not available for this document.
Multiprocessor system is made up of two or more main processing elements with similar capabilities running under a single operation system, and the processing elements communicate and cooperate with each other when data or control dependency. We discuss how to implement an affective multiple buses arbiter for the multiprocessor system. The arbitration of bus is based on two-stage arbitration logic control in interprocessor communication network. For the performance comparison, we analyze the message-transmission rate among processors for the proposed arbiter and the crossbar-based ones.
Published in:
Advanced Information Networking and Applications, 2004. AINA 2004. 18th International Conference on
(Volume:2
)
Date of Conference: 29-31 March 2004
- Page(s):
- 236 - 240 Vol.2
- Print ISBN:
- 0-7695-2051-0
- INSPEC Accession Number:
- 8212115
- Digital Object Identifier :
- 10.1109/AINA.2004.1283794
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
