By Topic

An effective bus-based arbiter for processors communication

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Jih-Fu Tu ; Dept. of Electron. Eng., St. John''s & St. Mary''s Inst. of Technol., Taiwan ; Chih-Yung Chen

Multiprocessor system is made up of two or more main processing elements with similar capabilities running under a single operation system, and the processing elements communicate and cooperate with each other when data or control dependency. We discuss how to implement an affective multiple buses arbiter for the multiprocessor system. The arbitration of bus is based on two-stage arbitration logic control in interprocessor communication network. For the performance comparison, we analyze the message-transmission rate among processors for the proposed arbiter and the crossbar-based ones.

Published in:

Advanced Information Networking and Applications, 2004. AINA 2004. 18th International Conference on  (Volume:2 )

Date of Conference:

29-31 March 2004