Cart (Loading....) | Create Account
Close category search window

Improved VC merging in the ATM edge LSRs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Rostami, A. ; Iran Telecommun. Res. Center, Tehran, Iran ; Safavi, S.M.

Multiprotocol label switching enjoys high level of flexibility so that it can be implemented over any kinds of second and third layer protocols. However, due to the presence of high capacity ATM switches with a rich background, using ATM as switching protocol along with IP as routing protocol in implementation of MPLS switches seems to be the best solution. Nevertheless, ATM imposes some limitation when it is used in an MPLS switch. The most important problem is shortage of VCI/VPI spaces in header of the ATM cells, which label of the cell is encapsulated in them, and VC merging is a technique that helps to overcome this problem. VC merge capable MPLS switches suffer from imposed additional buffer space, additional delay and bursty output, which degrade the performance of the network. The imposed delay becomes even more critical when VC merging is implemented in an input-queued ATM edge LSR. The reason for such situation is the need for using an additional stage of reassembly in the switch structure to prevent cell-interleaving problem. In this paper after introducing what has happened in an ATM edge LSR in terms of VC merging, we propose a novel structure that improves the performance of VC merging by eliminating the second stage of reassembly buffers.

Published in:

Communications, 2003. APCC 2003. The 9th Asia-Pacific Conference on  (Volume:3 )

Date of Conference:

21-24 Sept. 2003

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.