By Topic

Twin-bit silicon-oxide-nitride-oxide-silicon (SONOS) memory by inverted sidewall patterning (TSM-ISP)

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Yong Kyu Lee ; Interuniversity Semicond. Res. Center, Seoul Nat. Univ., South Korea ; Tae-Hun Kim ; Sang Hoon Lee ; Jong Duk Lee
more authors

We have proposed a new twin-bit silicon-oxide-nitride-oxide-silicon memory (TSM)-inverted sidewall patterning (ISP) cell which has twin oxide-nitride-oxides (ONOs) physically separated by the ISP method under one control gate. This TSM-ISP can control the trapped charge distribution and make diffusion barrier of charges, so that program/erase (P/E) endurance and retention can be increased. The trapping nitride is narrow enough to reduce hot-hole erase times. To estimate the new device characteristics, we have devised a special simulation method of silicon-oxide-nitride-oxide-silicon (SONOS) by implementing a simple idea in the conventional device simulator, "MEDICI." By placing the floating nodes in nitride with adjusted density, which is supposed to play the role of charge traps in nitride, we can estimate not only the conventional SONOS characteristics, but also the new SONOS characteristics, such as TSM-ISP.

Published in:

IEEE Transactions on Nanotechnology  (Volume:2 ,  Issue: 4 )