By Topic

Poly-Si TFTs with asymmetric dual-gate for kink current reduction

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Min-Cheol Lee ; Sch. of Electr. Eng., Seoul Nat. Univ., South Korea ; Min-Koo Han

Poly-Si thin-film transistors (TFTs) with an asymmetric dual-gate, which reduces the kink current considerably, have been proposed and fabricated without any additional mask. Asymmetric dual-gate TFTs consist of a long gate and a short gate, which are located near the source and the drain, respectively. In the saturation regime, the short gate would induce the pinchoff near the drain, while the long gate may operate in the linear mode so that the kink effect only occurs at the channel under short gate. We have successfully fabricated asymmetric dual-gate TFTs and experimental results show that the kink current is successfully reduced. We also performed numerical simulation of electrical potential at the floated n+ region in order to verify the experimental result.

Published in:

IEEE Electron Device Letters  (Volume:25 ,  Issue: 1 )