By Topic

Dynamic noise margin: definitions and model

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Li Ding ; Dept. of Electr. Eng. & Comput. Sci., Michigan Univ., Ann Arbor, MI, USA ; P. Mazumder

Dynamic noise analysis is greatly needed in place of traditional static noise analysis due to the ever increasingly stringent design requirement for VLSI chips based on very deep submicron process technology. In this paper, we propose complete and self-consistent dynamic noise margin definitions to reduce the pessimism of conventional static noise margin based noise analysis. A simple and accurate dynamic noise margin model is then developed based on a new figure of merit, which is the ratio between the input noise duration and the sum of gate load capacitance and gate intrinsic capacitance. An efficient dynamic noise margin based noise analysis method is presented.

Published in:

VLSI Design, 2004. Proceedings. 17th International Conference on

Date of Conference: