By Topic

A low voltage, low noise CMOS RF receiver front-end

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Jie Long ; Dept. of Electr. Eng. & Comput. Eng., Iowa State Univ., Ames, IA, USA ; Weber, R.J.

This paper presents a low-power, low-voltage radio frequency (RF) receiver front-end implemented in a 0.18 μm CMOS process that is intended for 2.4 GHz wireless applications. It includes a single-ended low-noise amplifier (LNA) with on-chip spiral inductors and a passive switching direct downconversion mixer. The LNA has a simulated noise figure of 0.75 dB and power gain of 12.9 dB. With a -30 dBm RF input and a 0.45V LO signal, the mixer has a simulated noise figure of 7.8 dB, conversion gain of -2.2 dB, 1-dB compression point of -8 dBm, input third-order intercept point (IIP3) of 14.4 dBm. Comparison between this work and others have shown better noise performance and less power dissipation.

Published in:

VLSI Design, 2004. Proceedings. 17th International Conference on

Date of Conference:

2004