By Topic

SAT-based algorithm of verification for port order fault

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Ming Shao ; Inst. of Comput. Technol., Acad. Sinica, Beijing, China ; Guanghui Li ; Xiaowei Li

In verification of embedded core-based design, the port order fault (POF) model focuses on the errors in connections between the ports of the cores and the surrounding circuits, thus considerably reduces the verification complexity and time. This paper investigated the automatic verification pattern generation for POF and developed an effective algorithm of verification for POF using SAT instead of BDD. The problem of detecting POF was transformed into SAT, which was efficiently solved by a state-of-the-art efficient SAT solver.

Published in:

Test Symposium, 2003. ATS 2003. 12th Asian

Date of Conference:

16-19 Nov. 2003