By Topic

Designing multiple scan chains for systems-on-chip

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Quasem, Md.S. ; Dept. of Electr. Eng., Univ. of Southern California, CA, USA ; Gupta, S.

We propose a branch-and-bound framework for designing non-reconfigurable multiple scan chains for systems-on-chip to minimize test application time. Multiple scan chain design problem defined in this paper involves (1) partitioning wrapper cells and core internal scan registers into multiple scan chains, and (2) ordering the wrapper cells and the registers in each scan chain. We design multiple scan chains with test application times within a few percentage of the corresponding optimal in practical run-times. We also demonstrate significant improvements in test application times over prior heuristics for designing multiple scan chains.

Published in:

Test Symposium, 2003. ATS 2003. 12th Asian

Date of Conference:

16-19 Nov. 2003