By Topic

Fault detection for testable realizations of multiple-valued logic functions

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Pan Zhongliang ; Dept. of Phys., South China Normal Univ., Guangzhou, China

The testable realization techniques of logic functions can be used for circuit design to reduce the complexity of test pattern generation. The circuit testable realizations of multiple-valued logic functions are investigated in this paper. The multiplication modulo gates and addition modulo gates are used in the testable realization. It is shown that n+2 test vectors are sufficient to detect the Min and Max bridging faults in the testable realizations, where n is the number of input variables of multiple-valued functions. The delay in circuit can be decreased if the tree structure is employed instead of cascade structure. It is indicated that for the tree structure realizations with m-valued logic, the number of single fault test vectors is three if m-2 extra inputs and an addition modulo gate are added. Furthermore, the multiple faults detection approach of the circuit realizations is investigated, a multiple faults test set is given.

Published in:

Test Symposium, 2003. ATS 2003. 12th Asian

Date of Conference:

16-19 Nov. 2003