By Topic

Fully differential receiver chipset for 40 Gb/s applications using GaInAs/InP single heterojunction bipolar transistors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
K. Kiziloglu ; Intel Commun. Group, Intel Corp., Santa Clara, CA, USA ; S. Seetharaman ; K. W. Glass ; C. Bil
more authors

Advent of multimedia applications, which require data links with ever-increasing capacity, is necessitating highspeed optical communication systems and driving research and development for high-speed ICs operating at 40 Gb/s. These optical fiber communication systems require high performance and low power chipsets, which incorporate useful service functions. We report on the design and characterization of a fully-differential 40 Gb/s receiver chipset, which includes a transimpedance amplifier and a limiting amplifier for SONET/SDH STS-768/STM-256 applications. The chipset is realized using a GaInAs/InP single heterojunction bipolar transistor (SHBT) process with a nominal fT>150GHz and fmax>180GHz.

Published in:

Computer Design, 2003. Proceedings. 21st International Conference on

Date of Conference:

13-15 Oct. 2003