By Topic

Event-centric simulation of crosstalk pulse faults in sequential circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
M. Phadoongsidhi ; Dept. of Electr. & Comput. Eng., Wisconsin Univ., Madison, WI, USA ; K. K. Saluja

The essence of existing methods to simulate crosstalk pulse faults in sequential circuits is the use of logic waveform on each line in the circuit. Explicitly keeping track of timing information is costly in terms of memory usage and computational effort. We propose and develop a novel approach to the simulation of crosstalk pulse faults due to coupling between aggressor lines and victim (flip-flop) clock lines. Our algorithm extends existing ideas fundamental to logic event-driven simulation to crosstalk faults excitation and fault grouping. In addition, our simulator treats issues related to timing in a more precise manner. Experimental results on ISCAS '89 benchmark circuits show extraordinary improvement on all fronts, including CPU time, fault coverage, and memory usage.

Published in:

Computer Design, 2003. Proceedings. 21st International Conference on

Date of Conference:

13-15 Oct. 2003