By Topic

Design & implementation of all digital I-Q modulator and demodulator for high speed WLAN in FPGA

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
B. E. Priyanto ; Positioning & Wireless Technol. Centre, Nanyang Technol. Univ., Singapore ; C. L. Law ; Y. L. Guan

The project aims to provide the front-end digital signal processing functions in a quadrature modem for IEEE 802.11a WLAN test-bed. The design and implementation of a pair of all digital I-Q modulator and demodulator suitable for high-speed wireless communication is discussed. The effects of finite bit resolution are considered in the implementation of both modulator and demodulator. Each of them is integrated with 40-tap FIR square root raised cosine filter with excess bandwidth 0.15. There are several issues that needed to be considered in the real implementation in FPGA to achieve the goal of a real time implementation. The system clock needs to run at least 80 MHz to perform real time signal processing. Both modulator and demodulator utilize a total of 120 K FPGA equivalent gates, which is only 2% of available logic of a Xilinx FPGA XC2V-6000. The all-digital modem in FPGA results in a very flexible chipset.

Published in:

Communications, Computers and signal Processing, 2003. PACRIM. 2003 IEEE Pacific Rim Conference on  (Volume:2 )

Date of Conference:

28-30 Aug. 2003