By Topic

An autonomous decentralized low-power system with adaptive-universal control for a chip multi-processor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
M. Miyazaki ; Central Res. Lab., Hitachi Ltd., Tokyo, Japan ; G. Ono ; H. Tanaka ; N. Ohkubo
more authors

A technique for adaptive-universal control of clock frequency, supply voltage, and body bias optimizes the performance-to-power ratio of chip multi-processors. The technique is based on a compound built-in self-test and self-instructed look-up table scheme for an autonomous and decentralized system. Applied to a 32b ALU, power is reduced by seventy times.

Published in:

Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International

Date of Conference:

13-13 Feb. 2003