By Topic

A complete single-chip GPS receiver with 1.6-V 24-mW radio in 0.18-/spl mu/m CMOS

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
7 Author(s)
T. Kadoyama ; Sony Corp. Semicond. Network Co., Kanagawa, Japan ; N. Suzuki ; N. Sasho ; H. Iizuka
more authors

We have developed a complete single-chip GPS receiver using 0.18-/spl mu/m CMOS to meet several important requirements, such as small size, low power, low cost and high sensitivity for mobile GPS applications. This is the first case in which a radio has been successfully combined with a baseband processor, such as SoC., in a GPS receiver. The GPS chip, with a total size of 6.4/spl times/6.4 mm, contains a 2.3/spl times/2.0 mm radio part, including RF front end, PLLs, IF functions, and 500 K gates of baseband logic, including mask ROM, SRAM and Dual Port SRAM. It's fabricated using 0.18-/spl mu/m CMOS Technology with a MIM option and operates from a 1.6 to 2.0-V power supply. Experimental results show a very low power consumption of, typically, 57-mW for a fully functional chip including baseband, and a high sensitivity of -150 dBm. Through countermeasures for substrate coupling noise from the digital part, the high sensitivity was successfully achieved without any external LNA.

Published in:

VLSI Circuits, 2003. Digest of Technical Papers. 2003 Symposium on

Date of Conference:

12-14 June 2003