By Topic

Analog CMOS implementation of Gallager's iterative decoding algorithm applied to a block turbo code

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Perenzoni, M. ; Dipt. di Elettronica e Inf., Padova Univ., Italy ; Gerosa, A. ; Neviani, A.

In this paper we present a full analog CMOS implementation of Gallager's iterative decoding algorithm applied to a relatively simple Block Turbo Code. The aim of our work is to investigate the potentiality of this approach in the construction of the analog decoding network, with respect to those based on the forward-backward algorithm on the trellis of the constituent codes. The work describes the design issues and the post-layout simulation results of a prototype which is going to be fabricated in a 0.8 μm CMOS technology. The prototype implements a decoder for a rate 0.4, BTC code built from (7,4) Hamming constituent codes, with a 16-bit block length, and including on-chip I/O interfaces for serial input and parallel digital output. The simulated overall power consumption at 4.8 Mbit/s information (i.e. 12 Mbit/s channel) transmission rate was 11 mW.

Published in:

Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on  (Volume:5 )

Date of Conference:

25-28 May 2003