Referenced Items are not available for this document.
In this paper, we introduce a tile-graph-based approach to power planning. For a given floorplan solution, the power inputs are modeled into a tile graph, the minimum capacity of each power input and the maximum power need of each module in a floorplan are accumulated in an associated tile. An efficient cost evaluation algorithm is adopted to calculate the cost of power planning. As its computation time is quite short, it is reasonable to integrate such an algorithm into an iterative floorplanning environment.
Published in:
Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on
(Volume:5
)
Date of Conference: 25-28 May 2003
- Page(s):
- V-501 - V-504 vol.5
- Print ISBN:
- 0-7803-7761-3
- INSPEC Accession Number:
- 7762842
- Digital Object Identifier :
- 10.1109/ISCAS.2003.1206331
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
