By Topic

A low-voltage micropower asynchronous multiplier for a multiplierless FIR filter

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Chien-Chung Chua ; Sch. of Electr. & Electron. Eng., Nanyang Technol. Univ., Singapore ; Bah-Hwee Gwee ; Chang, Joseph S.

We propose a low-voltage micropower (3.6 μW @ 1.1 V, 1 MHz) 16×16 bit asynchronous signed multiplier based on a shift-add structure for an FIR filter for digital hearing instruments. We reduce the power and hardware in several ways. First, we use a sign-magnitude data representation and a maximum of 3 sum of signed power of two terms for the multiplier operand. Second, we truncate the least significant partial products to yield a 16 bit signed product and propose an error correction means to reduce the quantization error. Third, we adopt a low power shifter design and employ our proposed latch adder. Finally, we propose a power efficient speculative delay line to enable the various circuit modules to operate asynchronously. We compare our design against reported designs, and show that our design exhibits the lowest power dissipation and requires a small IC area. We recommend our multiplier for low speed applications (<4 MHz).

Published in:

Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on  (Volume:5 )

Date of Conference:

25-28 May 2003